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Abstract
In Dynamic Data-Driven Application Systems (DDDAS), applications must dynamically adapt their behavior in response to
objectives and conditions that change while deployed. Often these applications may be safety critical or tightly resource
constrained, with a need for graceful degradation when introduced to unexpected conditions. This paper begins by motivating
and providing a vision for a dynamically adaptable mixed critical computing platform to support DDDAS applications. We
then speciﬁcally focus on the need for advancements in task models and scheduling algorithms to manage the resources of
such a platform. We discuss the short comings of existing task models for capturing important attributes of our envisioned
computing platform, and identify challenges that must be addressed when developing scheduling algorithms that act upon our
proposed extended task model.
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1. Introduction
An applications ability to respond dynamically and swiftly to new information is central to the Dynamic Data
Driven Applications Systems (DDDAS) concept. To achieve this capability, run-time platforms are needed that
can monitor and adapt to changing conditions, not only with respect to an applications evolving requirements, but
also to the dynamics of the platform and the operating environment.
While conventional techniques have optimized such platforms for performance, a greater challenge today is
to optimize the platforms ability to anticipate strategic surprise [1]. Success is then measured by the platforms
ability to retask themselves in response to unexpected phenomena that spontaneously introduce requirements to
monitor, avoid, or respond to such surprises. This challenge falls squarely in the domain of DDDAS and is
especially important for assets that are in ﬂight and therefore typically beyond the reach of physical modiﬁcation.
Towards the development of such systems, our group’s research aims to develop a prototype execution frame-
work through which application and environment data are streamed at run-time, and which can adapt dynamically
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to maintain essential system properties, and to optimize the collection, analysis, and application of the data. In
addition to adapting its own behavior to the data ﬂowing through it, the execution framework will shape and
optimize the ﬂows of data themselves, to integrate multiple concerns of the DDDAS platform and its applications.
Illustrative example. Consider an autonomous helicopter operating within speciﬁed mission parameters, such as
the requirement to acquire and maintain surveillance of particular ground vehicles. The data streams that ﬂow
through the system may include: 1) data from sensors that capture the state of the environment in which the
helicopter is operating, 2) data from sensors that capture the physical state of the helicopter, 3) monitors that
assess and track the health and performance of power and computational electronics, and 4) monitors that track
and quantify how well the helicopter is performing tasks speciﬁc to the mission at hand.
However, since the very nature of surprise precludes its precise characterization a priori, a signiﬁcantly more
comprehensive and fundamental shift in how the resources of the mission platform may be retasked to address sur-
prise is needed. In response to unexpected adverse conditions, tactical opportunities, or in-mission re-prioritization
of objectives, the sensors, computational resources, and ﬂight-control systems may require diﬀerent combinations
of coordination with respect both to their individual behavioral requirements and to cross-cutting constraints on
overall system properties. For example, the ﬁlters that select and transform data may require reprogramming and
reconﬁguration so that an unexpected phenomenon of interest can be monitored, computational resources may
require reallocation to ensure timely extraction of mission-relevant information from that data, and ﬂight con-
trol parameters may require adaptation to keep the helicopter oriented to best observe the phenomenon while it
persists.
To illustrate how data streaming through a DDDAS execution framework could dynamically optimize per-
formance in the helicopter example, consider how an on-board camera could be used to track an object entering
its ﬁeld of vision. To ensure both overall image quality and the accuracy of object identiﬁcation and tracking
in particular, it is necessary to ensure that the helicopter’s ﬂight control algorithm keeps the helicopter reason-
ably steady. Such a control function would be designed to meet a particular set of speciﬁcations (e.g., hold the
helicopter within k meters of position (x, y, z), with an angle of deviation from level of no more than θ).
Although this kind of speciﬁcation and applicable control theory are both well understood, in practice there
are a number of dynamic factors that can impact both the eﬀectiveness and precision of such control. For example,
coaxial electric helicopters may suﬀer blade strikes that can cause a part of the main rotor blade to chip. Even a
small chip on a rotor blade in turn can have a signiﬁcant impact on ﬂight dynamics for which the vehicle’s ﬂight
controllers, platform resources, and applications may need to compensate.
Furthermore, once it has been determined that the helicopter has a damaged blade, to maintain both control
of the vehicle and awareness of its condition, the execution framework may need to modify how sensor data
is streamed through the system. For example, when the helicopter is ﬂying smoothly with undamaged blades,
using a light-weight ﬁlter for the accelerometer sensor data may be suﬃcient (e.g., computing a weighted running
average). However, in the presence of heightened vibrations a more computationally expensive ﬁlter that fuses
data from accelerometer and gyroscope sensors maybe needed (e.g., a Kalman ﬁlter).
Limitations of the current state of the art. At issue in the example above is the extent to which such diverse
modiﬁcations to a mission can be characterized and the relevant hardware and software reconﬁgured to meet its
constraints and accomplish its goals reliably, under a wide range of such possible adaptations. Both the original
and modiﬁed missions would typically contain elements that classically would be called embedded (small foot-
print), real-time (must meet deadlines and have low latency), and high-performance (best possible throughput,
data ﬁdelity, and computational resolution). While it may have been possible pre-ﬂight to analyze the original
mission with respect to the platform’s ability to operate stably and meet its requirements, relatively little time may
be available to determine the suitability of the platform for its modiﬁed mission once a phenomenon of interest
appears.
While the DDDAS paradigm appears well suited for addressing a number of aspects of the previously given
example, traditional system design tools and methods treat disjointly the behaviors of individual hardware and
software components, and the many system properties that cross-cut them, as Figure 1 illustrates. Traditional
layers of abstraction also tend to isolate application-level concerns from hardware- and physical-level concerns.
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Fig. 1: Traditional layered architecture for helicopter example.
While this can help developers of traditional applications manage system complexity, such separation comes at a
cost of less visibility and control over the interactions among the hardware and software components.
Grand Vision. The current state of the art in system software and hardware platforms poses crucial impediments
to realizing the full potential of the DDDAS paradigm, and motivates an ambitious reconsideration of how hard-
ware and software co-design can enable coordinated adaptive re-conﬁguration while a mission is in progress.
The grand vision of our work is to move toward producing a computing platform that seamlessly conjoins
system properties that are typically treated disjointedly (e.g., real-time schedulability, and feedback from internal
and external sensors). If successful, this holistic approach to cross-cutting system properties and the exploration
of underlying enhancements to compilers, middleware, and computer architecture would reinforce and enhance
DDDAS ability to optimize system performance through the interplay of streamed data and dynamic execution.
Figure 2 depicts the high-level vision we have for weaving system-level properties and concerns throughout
the system stack. A signiﬁcantly more dynamic treatment of system behavior and properties is enabled by our
envisioned execution framework, which orchestrates the migration of functionality and sharing of information
across computing layers, for the purpose of increased system eﬃciency and robustness. Middleware is tuned
to application needs through dynamic data structure adaptation and a property-aware scheduler, while hardware
resources are retasked under the direction of middleware to best serve system demands.
The system stack will support data structures whose properties are dynamically adapted in response to streamed
data to make performance trade-oﬀs at the system level (e.g., timing jitter vs. memory footprint vs. throughput
vs. thermal and power concerns). Continuing on this front, middleware and compiler mechanisms will support
aspect-based weaving of system properties into these data structures. Additionally, low-level hardware-based sys-
tem monitors and instruction set architectures will support low-latency dynamic adaptation to changes in streamed
data from sensors and hardware monitors, thus integrating both hardware and software layers of an overall DDDAS
architecture.
New task models and scheduling algorithms. This paper focuses on the need for advancements in task models
and scheduling algorithms to support our envisioned platform’s adaptation to strategic surprise. These models
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Fig. 2: Integrated hardware/software architecture for adaptive reconﬁgurable execution.
and algorithms will form the heart of our platform’s “Schedule” and “HW/SW Resource Manager”. They must
capture the dynamics of mission mode changes, the existence of heterogeneous computing resources that are
shared among many tasks, and allow for graceful degradation under overload conditions. The remainder of this
paper discusses: 1) short comings of existing models for developing schedulers for such mixed critical real-time
heterogeneous computing platforms, and 2) challenges that must be addressed by algorithms that are applied to
our proposed extended task model.
2. Related Work
To address the issue of scheduling in mixed criticality systems, two alternative task models have been proposed
by Vestal et al. [2, 3] and de Niz et al. [4, 5]. In Vestal’s multi-criticality task model, each task τi is assigned a
criticality level Li and may have alternative worst case execution times (WCET), Ci(l), corresponding to diﬀerent
criticality levels. The higher the criticality level, the more conservative will be the WCET estimation. Vestal
et al. suggested the use of Audesly’s prioirity assignment scheme [6] and period transformation technique [7]
to improve the schedulability and utilization of mixed criticality tasks. Many scheduling models and algorithms
[8, 9, 10, 11, 12] have been proposed based on Vestal’s model to improve the schedulability of certiﬁable mixed
criticality tasks. Eﬀectiveness of reservation-based and priority-based scheduling approaches to dual-criticality
systems were studied in [8, 11] by using processor speed-up factor as a metric. PLRS, a scheduling algorithm
for certiﬁable mixed criticality sporadic task systems is presented in [9] and an oﬄine computation method was
provided to check the schedulability of the task set. Criticality based earliest deadline ﬁrst (CBEDF) algorithm
was presented in [10] to schedule tasks on dual-criticality systems. Earliest Deadline First with Virtual Dead-
lines (EDF-VD) scheduling algorithm was proposed in [12] for scheduling of mixed-criticality implicit-deadline
sporadic tasks on preemptive uniprocessors.
In de Niz’s task model, each task τi can have two execution times: Ci - worst case execution time under
normal conditions and Coi - overload execution budget. Each task is assigned a criticality level Li. Based on
this task model, a zero slack scheduling method was proposed by de Niz et al. [4], which works on top of any
priority based scheduling algorithm. Each task can be executed in either normal or critical mode. The tasks in
normal mode are scheduled based on their priority to maximize resource utilization. When executing in critical
mode, all the lower criticality tasks are suspended to guarantee the execution of higher criticality tasks. A metric
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for overload-resilience called ductility was developed and Compress-On-Overload Packing (COP), an algorithm
which works on top of zero slack rate monotonic scheduler to maximize ductility in distributed mixed-criticality
systems was presented in [5].
The scheduling algorithms discussed above do not apply when tasks share mutually exclusive resources. Lak-
shmanan et al. [13] presented extensions to priority inheritance and ceiling protocols for zero slack scheduling [4]
to solve the task synchronization problem in mixed criticality systems. A two tier dynamic resource management
framework for mixed criticality embedded systems is presented in [14]. The framework provides static resource
guarantees and enables fault isolation for distributed application subsystems with mixed criticality requirements
and facilitates certiﬁcation of safety-critical applications. A software based memory throttling mechanism is pre-
sented in [15], which controls the memory interference and guarantees the schedulability of critical tasks in mixed
criticality real-time systems.
3. Mixed Critical Real-time Heterogeneous Computing Platforms: Proposed Task Model
Mixed critical real-time heterogeneous systems execute under varied operating conditions. Identifying diﬀer-
ent system conﬁgurations which is representative of all the scenarios and operating conditions would be challeng-
ing if not unrealistic. However, we believe it is possible to identify some of the key conﬁgurations or modes of
operation during the design phase and transitions between these modes could be tested and certiﬁed. We call these
as stable states of execution. As an example let us consider an autonomous helicopter with a mission to acquire
and maintain surveillance of a ground vehicle. The stable states of execution and the occurrence of “surprise”
during a representative autonomous helicopter mission is illustrated in Figure 3. The autonomous aircraft needs
to minimize the consequences of these surprise situations. This could be achieved by dynamically changing the
application characteristics to maintain the stability of the system. A task model should capture these dynamic
changes in operating conditions to support the platform’s ability to anticipate strategic surprise.
Fig. 3: Illustration of a “surprise” occurring during a representative autonomous helicopter mission.
The following are some of the main properties of mixed critical heterogeneous computing platforms which are
not captured in the existing mixed criticality task models:
Dynamically changing task criticality. Existing mixed criticality models assume, the criticality level of a task
to be constant. Some tasks may be critical only during certain operating conditions. Assuming the task to be
critical all the time may lead to under utilization of resources as more conservative WCETs need to considered for
schedulability analysis. A better utilization of resources could be achieved by varying the criticality of the tasks
based on operating conditions.
Required and Optional Resources. Conventional resources, such as data structures and ﬁles, are considered as
required resources. Some resources could be optional and its availability may increase application performance,
predictability and/or improve quality of service. Reconﬁgurable hardware accelerators are an example of an
optional resource. The availability of these optional resources enable the scheduler to optimize resource sharing
for diﬀerent system attributes such as stability, utilization and/or other utility functions.
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Fig. 4: Hardware priority queue architecture. As queue data is stored in hardware, allocating the hardware priority
queue to a diﬀerent task will incur considerable overhead. This should be accounted for during schedulability
analysis.
Resource Preemption Overhead. Generally, overhead incurred due to preemption of resources is not accounted
for (e.g. placing a semaphore on a data structure.). Some resources (e.g. hardware accelerators) may have large
preemption overhead and this needs to be accounted for accurate schedulability analysis. For example, consider
the hardware priority queue described in [16]. A high-level hardware architecture diagram of the priority queue
is shown in Figure 4. For example, lets say that the hardware priority queue is being used by the scheduler. The
queue data will be stored in hardware as shown in Figure 4. Now to allocate the queue to a another application
(e.g. network bandwidth manager), the scheduler data stored in hardware needs to be copied to software memory
and the hardware queue should be initialized with new data. The preemption overhead of the hardware priority
queue varies depending on the size of the queue. This cannot be ignored during scheduling/resource allocation.
WCET dependency on resource allocated. The availability of reconﬁgurable logic will enable the use of hard-
ware accelerators to improve application performance and predictability. The resources allocated and, in turn, a
task’s WCET can change during run time.
Proposed Task Model. Taking into consideration the properties discussed, a new task model is presented where
each task, τi, is deﬁned as:
τi = (Ti, Ai,Di, Pi,Vi,RRi[], Li,Mi,Ci(RAi[])) where,
• Ti is the task period,
• Ai is the arrival time,
• Di is the relative deadline,
• Pi is the priority of the task,
• Ui(t) is the task utility function, where t is the time elapsed since its arrival.
• RRi[] is resource requirement vector, which has the list of required and optional resources.
• Li is the task criticality level,
• Mi is modality,
• Ci(RAi[]) is the worst case execution time, which depends on resources currently allocated, RAi[], to the
task.
Each resource Rx is deﬁned as: Rx = (nx, tx, scx, dx[]) where,
• nx is the count of the available resources Rx,
• tx is the resource type (Blocking/Non-blocking),
• scx is the worst case switching cost associated with the resource,
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Fig. 5: Conceptual architecture of a resource manager and scheduler for the envisioned adaptive mixed criticality
system.
• dx[] is the resource dependency vector.
One of our end goals is to develop a real-time resource manager and scheduler as part of the adaptive computa-
tional stack for heterogeneous mixed critical real-time systems, as conceptually illustrated in Figure 5. The hard-
ware accelerators are dedicated hardware modules that are used to accelerate a certain functionality or operation.
The applications make use of these hardware components to improve application throughput. Each application
task is associated with a criticality level, which changes the resource requirements and parameters of the appli-
cation. The criticality of applications may change during run-time, which is triggered by dynamically changing
operating conditions (environment). The resource mapping table stores the task parameters, status and resource
requirements of all applications. This is used by 1) the resource manager for the allocation and management of
hardware resources, and 2) the task scheduler, which takes takes into account the criticality of the applications
and generates schedules accordingly to ensure that the tasks are completed within their deadline. As the applica-
tion parameters and resource requirements change during run-time, there is a need for a parametric-based on-line
scheduling approach.
There are numerous challenges in scheduling and resource management for the envisioned adaptive mixed
critical real-time systems. Some of the key challenges are:
• Identifying the stable states of execution and guaranteeing system stability during state transitions.
• Schedulability analysis: Scheduling space expands rapidly when there are n modes and n2 transitions. The
WCET of a task depends on the resources allocated and for n optional resources, there can be 2n possible
resource combinations for each task. Mitigating or overcoming this potentially overwhelming search space
size is a key scheduling challenge.
• Deﬁning the semantics of hardware accelerators.
• Calculating the speed-up factor for task using a hardware accelerator, if it is data dependent.
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4. Conclusion
A vision for an adaptable computing platform to support DDDAS applications operating under unexpected
conditions (i.e. strategic surprise) was introduced. We discussed the limitations of existing mixed criticality
task models, which does not fully capture the dynamics of mixed-critical heterogeneous computing platforms and
proposed an extended task model. We brieﬂy discussed the challenges associated with developing scheduling
and resource management algorithms for such a platform. These challenges are starting points for rich areas of
continued research.
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